(architecture) The fraction of all memory reads which are satisfied from the cache.
Last updated: 1997-01-21